

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
28 December 2000 (28.12.2000)


(10) International Publication Number  
WO 00/79595 A1

PCT

- |   |  |
|---|--|
| <p>(51) <b>International Patent Classification:</b> H01L 27/02, G06F 17/50</p> <p>(21) <b>International Application Number:</b> PCT/GB00/02256</p> <p>(22) <b>International Filing Date:</b> 21 June 2000 (21.06.2000)</p> <p>(25) <b>Filing Language:</b> English</p> <p>(26) <b>Publication Language:</b> English</p> <p>(30) <b>Priority Data:</b><br/>9914380.2      21 June 1999 (21.06.1999)      GB</p> <p>(71) <b>Applicant and</b></p> <p>(72) <b>Inventor:</b> REGAN, Timothy, James [GB/GB]; 6 Coneygere, Olney, Bucks MK46 4AF (GB).</p> <p>(74) <b>Agent:</b> RAYNOR, Simon, Mark; Urquhart-Dykes &amp; Lord, Midsummer House, 411C Midsummer Boulevard, Central Milton Keynes MK9 3BN (GB).</p> | <p>(81) <b>Designated States (national):</b> AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.</p> <p>(84) <b>Designated States (regional):</b> ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).</p> <p><b>Published:</b></p> <p>— <i>With international search report.</i></p> <p>— <i>Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.</i></p> |
|---|--|

[Continued on next page]

(54) Title: METHOD OF MODIFYING AN INTEGRATED CIRCUIT



(57) **Abstract:** The invention provides a method of modifying an integrated circuit, the method including the steps of selecting a scaling factor (72), scaling the circuit (74) according to the scaling factor, and adjusting the circuit for functionality and design rule compliance (75-78). The method makes it possible to scale a circuit without losing functionality or destroying the hierarchy of the circuit.

WO 00/79595 A1